Fabrication of sub-micron Josephson junctions is demonstrated using standard processing techniques for high-coherence, superconducting qubits. These junctions are made in two separate lithography steps with normal-angle evaporation. Most significantly, this work demonstrates that it is possible to achieve high coherence with junctions formed on aluminum surfaces cleaned in situ with Ar milling before the junction oxidation. This method eliminates the angle-dependent shadow masks typically used for small junctions. Therefore, this is conducive to the implementation of typical methods for improving margins and yield using conventional CMOS processing. The current method uses electron-beam lithography and an additive process to define the top and bottom electrodes. Extension of this work to optical lithography and subtractive processes is discussed. Superconducting devices implemented as quantum bits (qubits) are among the leading candidates for building quantum computers. Key elements in all types of superconducting qubits are Josephson junctions, which are the non-linear elements in the superconducting circuitry. This non-linearity separates the two lowest energy levels from higher excitations, forming a two-level system as the physical qubit. Coherence times of superconducting qubits have been increased significantly in both 2D and 3D geometries (∼10-100µs) [1] [2] [3] [4] [5] . These relatively long coherence times, combined with fast, high-fidelity gate schemes, have enabled the demonstration of quantum error detection with superconducting devices [6] [7] [8] .
Superconducting devices implemented as quantum bits (qubits) are among the leading candidates for building quantum computers. Key elements in all types of superconducting qubits are Josephson junctions, which are the non-linear elements in the superconducting circuitry. This non-linearity separates the two lowest energy levels from higher excitations, forming a two-level system as the physical qubit. Coherence times of superconducting qubits have been increased significantly in both 2D and 3D geometries (∼10-100µs) [1] [2] [3] [4] [5] . These relatively long coherence times, combined with fast, high-fidelity gate schemes, have enabled the demonstration of quantum error detection with superconducting devices [6] [7] [8] .
While the design and fabrication for various other elements that form quantum circuits, i.e., resonators, shunt capacitors, and inductors, have been well studied and brought into line with standard cleanroom techniques, the preparation of the non-linear Josephson junction is still typically conducted separately on a device-by-device basis. In general, low participation ratios from both the Josephson junction and it's immediate surroundings are essential to the success of present-day superconducting qubits [4, 9] . This goal is typically achieved by shrinking the junction size. These low-loss junctions have predominantly been fabricated using a multi-angle shadowevaporation (SE) technique, because it naturally yields small structures in a single step process and works well enough for demonstrations of small-scale circuits [10, 11] . SE is also convenient in that the oxidation of the base electrode is conducted in-situ on the as-deposited film and, then immediately covered by the top electrode.
To satisfy the requirement of scalability of quantum circuits, it is becoming critical to bring the junction fabrication step in line with standard fabrication techniques. This is difficult with the angle-dependence of the SE technique because it limits the wafer size for preparing junctions with tight margins. One possible avenue is to use overlap junctions, as shown in Ref. [12] , where the two electrodes of Josephson junctions are prepared in separate steps. The coherence time from Ref. [12] is predominately limited by its lossy shunt capacitor and the relatively large junction. Therefore the intrinsic loss of junctions made with the overlap technique could not be evaluated. In this paper, we describe the fabrication of an overlap-junction, concentric-transmon qubit [13] that exhibits long coherence times.
Details of the process to form the Al/AlO x /Al tunnel junction are illustrated in Fig. 1 . Due to the small size of the junction (∼100 nm), we used a standard PMMA/Copolymer (50 nm/100 nm) bilayer resist and electron-beam lithography to pattern the overlap junctions. As shown in Fig. 1(a) , the base electrode is prepared by evaporating Al (∼ 20 nm thickness) from an electron-beam deposition source. After taking the sample out of the vacuum chamber, a native oxide forms immediately on the surface of the Al [ Fig. 1(b) ]. A second lithography is performed to define the top electrode before the sample is loaded into the evaporator again. The tunnel barrier is formed by making use of an argon RFplasma cleaning step (50 W, 10 mTorr) followed by room temperature oxidation of the base electrode. During this step, we fix the oxidation pressure at 150 mTorr for a short amount of time, typically ∼1-5 minutes. Notably, this oxidation time is an order of magnitude shorter than the oxidation time used in the SE technique, of which oxidation happens on fresh deposited Al. This is presumably because the Ar RF plasma not only etches away the native oxide formed on the Al surface, but also roughens the Al surface, hence increasing the rate of oxidation. Finally, the top Al electrode (∼ 40 nm thickness) is deposited, depicted in Fig. 1(e) . Figure 1 (f) shows a complete overlap junction after the metal-liftoff process.
We measure the room-temperature resistance R n of the junctions made with this method and find that the relations between R n , oxidation time t ox and junction area A follow the empirical formula (Eq.1), which is consistent with Ref. [14] .
From our measurements, we find this relation holds well for junction sizes greater than 0.01 µm 2 . We believe this lower limit on junction size is due to the process bias of the specific resist used and can be easily mitigated. More importantly, because our method uses normal-angle evaporation, high junction uniformity across a larger area can be achieved. For example, substrate rotation can be implemented during the evaporation to achieve film homogeneity, which is a standard technique used throughout the industry. This overlap method can also be modified for compatibility into a standard processing flow. For example, a subtractive process will yield similar structures given that the top and bottom electrodes are grown, defined, and patterned using sputter deposition, optical lithography, and etching, respectively. Smaller dimensions can also be achieved via etching, while some extra attention will be required to avoid redepostion on the edges of the junction, a standard technique in magnetic tunnel junction fabrication [15] .
To form the large-scale features of our device, such as the resonator and shunt capacitor of the transmon qubit, we use thin-film NbTiN ( 35 nm). The NbTiN is grown at 500
• C with reactive sputter deposition and exhibits low loss [16, 17] . A reactive ion etch with SF 6 is used to pattern our device, except in the junction area, as shown Fig. 2(b) . The NbTiN in the junction area is removed using a wet etch because it does not attack Si, leaving a smooth surface for patterning the overlap junctions. The chemical used in this wet etch is NH 3 OH/H 2 O 2 /H 2 O (1:2:5) and the solution needs to be heated above 60C for this etching process. The concentric transmon design was chosen as a test qubit because of low radiation loss [13] . The qubit consists of a single overlap junction shunted by a circular capacitor. Unlike the original design, there is a slit in the outer ring to avoid flux trapping. Figures 2(a) and  2(b) show the schematic of our measurement setup and images of our device. The qubit is capacitively coupled to a microstrip λ/2 resonator ( ω R /2π = 6.48 GHz) with a coupling strength g/2π =69 MHz. The qubit parameters measured from this device are shown in Table I , and the qubit excited state decay curves are shown in Fig 3. The measured relaxation time and decoherence time are T 1 =34.3 µs and T * 2 =22.5 µs, respectively. The Purcell limit due to qubit-cavity coupling is 47µs [18] , therefore we believe our measured T 1 could be Purcell limited. We used two methods to measure the decoherence time, which are the "Ramsey" time (T * 2 ) and the "Echo" time (T E 2 ) [19, 20] . The pulse sequence for measuring T * 2 is shown in the inset of Fig 3(b) . To measure T E 2 , a π-pulse is inserted half-way between the π/2 pulses. The π pulse reverses the direction of dephasing for the second half of the waiting time (∆t), thus it "echoes" out slow drifts in the qubit frequency. We measured T E 2 ≥ T * 2 , suggesting that the qubit is subject to some low-frequency noise that the echo successfully cancels out. However, since T E 2 ≤ T 1 , this shows that there is also some decoherence due to high-frequency noise, that the echo cannot remove. The fact that qubits made with overlap junctions have long coherence times shows that Josephson junctions made with separate steps do not introduce extra loss to the superconducting quantum circuit.
In conclusion, we presented an alternative method of fabricating nano-scale Josephson junctions for superconducting qubits. This method only involves normal-angle evaporation, has no angle dependence, which makes it compatible with large scale fabrication process. We also demonstrated that a 2D transmon qubit made with overlap junctions still has long coherence. This opens up the 
